









Ponovitev: CMOS T




p-kanalni T




CMOS INVERTER



$A = "0"$: pT prevaja
nT ne prevaja



$A = "1"$: pT ne prevaja
nT prevaja




A	Y
0	1
1	0

} Inverter



Kako inverter preklaplja? $\Rightarrow$ to mi nazivamo
prenosna karakteristika

Prenoska karakteristika CMOS

Invertējam



IDEĀLĒN SVET:



V_{ILH} : max vnhodua napetst, ki ē predstīfa lōpīcūs 0

V_{OHL} : min izhodua napetst, ki ē predstīfai lōpīcūs 1


V_{IH_L} : min vhodna napetost, ki se predstavlja log. 1

V_{OL_H} : max izhodna napetost, ki se predstavlja log. 0

↳ s temi vrednostmi so definirani t.i. logični nivoji

Logični nivoji na izhodu


Logični nivoji na vnosu



NM → noise margin (margina šuma)

$$NM_H = V_{OH_L} - V_{IH_L} \geq 0$$

$$NM_L = V_{IL_H} - V_{OL_H} \geq 0$$



→ super lastnost bistabilnosti:

→ če se nam vhod zaradi šuma na 1
premore prelom $V_{DD}/2$, ga bo povratna
vesna hipoma $V_{DD}/2$ postala v 0
in ujele bistabil v stabilno stanje

→ če se nam vhod zaradi šuma na 1 od
"1" preče premore poti $V_{DD}/2$ ga bo
povratna vesna vrnila v stabilno
stanje


Kaj se zgodi, če je $V_{in1} = V_{DD}/2 \rightarrow V_{out1} = V_{DD}/2$

$\rightarrow V_{in2} = V_{out1} = V_{DD}/2 \rightarrow V_{out2} = V_{DD}/2$

Novo, tega, stabilno stanje!

METASTABILNO STANJE

→ Kdaj stabilna je METASTABILNA skema?



→ ni prav dolgo stabilna → to možen sum
nas spori v eno od dveh
stabilnih stanj 😊

SHIT: Sum je popolnoma nefiničen pojav




Ne znam v katero stabilno skema
se bistoče spori it METASTABILNA

Ne znam s 100% zanesljivostjo napovedati delovanje
bistoče 😞

Če imo bistrol metastabilna skema,
potem bodite prepričani, da pa ima
vsako dip. verz.


kedo pri zbirni pameti bi potreboval vhod
bistalo postavljen $V_{DD}/2$

↓ ? → glupo (varno) upravljanje
Problem je, da se vhod spreminja ⇒ zveženo!



Reži se uporablja, zato zahtevati, da par. celice
ne bodo "videle" $V_{DD}/2$

TRANSMISSION GATE



a) če je $S=0$:

$$G_n = 0, G_p = 1$$

↓

oba tranzistorja zaprta

↓


nobena sklopka ni
sklenjena



$$Y = H \cdot Z(Z)$$

b) če je $S=1$:

$G_n = 1, G_p = 0 \Rightarrow$ prenapetja oba tranzistorja
 $\Downarrow$
 obe shkoki sklenjeni



Naslednje:

zafah D: dva INV + dva TG

flip-flop D: 4 INV + 4 TG

↙
 to bomo obdelali naslednje

↘
 in počasi spoznavati, kako naj
 FF izgleda strukturo

$$\frac{V_{DD}}{2}$$