

Organizacija računalnikov

Laboratorijske vaje

R. Rozman 2023

Vsebina vaj

2 tematska sklopa :

1. Programiranje v zbirnem jeziku ARM

- Ponovitev RA, razširitev, nadgradnja:
 - Delo z biti, sklad, podprogrami

Primeri in osnove tudi v jeziku C (neobvezno)

2. Systemske naprave v zbirniku (*STM32H750B-DK Discovery, STM32F4 Discovery, FRI-SMS*)

- Paralelni vhod/izhod: (G)PIO
 - Časovniki: TIM, TC
 - Serijske povezave: U(S)ART, USB VCOM port, DBGU
 - Prekinitve, prekinitveni krmilnik (AIC) *
- **2 obvezni in 2 neobvezni domači nalogi**
 1. MiMo, osnovna (obv.), MiMo dodatno delo (neobv.)
 2. ARM,STM32 - aplikacija (obv.), ARM,STM-Dodatna (razširitve, aplikacija, senzorji) (neobv.)
 - Vsako dodatno delo šteje !!!

Ocenjevanje*

- Vaje prispevajo **50%** h končni oceni in morajo biti opravljene:
 - **Pozitivne domače naloge** (obvezni del),
 - **Dodatne domače naloge** (neobvezni del – višja ocena).
 - Se prišteje obveznemu delu
- *2022: Vzporedno uvajanje STM32F4, STM32H7 Discovery*
- *2023: Vzporedno: STM32H7, STM32F4, FRI-SMS*

** Zaradi Covid situacije se lahko še prilagodi*

Spletni simulator cpulator – 1.sklop

- <https://cpulator.01xz.net/?sys=arm>
- začetni projekt OR:
 - <https://cpulator.01xz.net/?sys=arm&loadasm=share/sN7suQe.s>

```
.data
@spremenljivke
STEVI: .word 0x10
STEVI2: .word 0x40
REZ: .word 0

.text
.org 0x20
.align

.global _start

_start:

ldr r0,=STEVI
ldr r1,[r0]

ldr r0,=STEVI2
ldr r2,[r0]

add r3,r1,r2

ldr r0,=REZ
str r3,[r0]

end: b end
```

The screenshot displays the cpulator web interface. At the top, there are navigation buttons: "Stopped", "Step Into", "Step Over", "Step Out", "Continue", "Stop", "Restart", "Reload", "File", and "Help". Below these are three main panels: "Registers", "Disassembly", and "Memory".

Registers Panel: Shows registers r0 through r12, sp, lr, cpsr, and spsr. The values for r0, r1, r2, r3, and REZ are highlighted in yellow, corresponding to the assembly code on the left.

Disassembly Panel: Shows the assembly code being executed. The current instruction is "ldr r0,=STEVI" at address 00000050. The code includes instructions for loading STEVI and STEVI2 into registers, adding them to r3, and storing the result into REZ.

Memory Panel: Shows memory contents and ASCII values. The memory address 00000050 is highlighted, showing the value 00000010, which corresponds to the value of STEVI.

Messages

```
Link: arm-altera-eabi-ld --script build_arm.ld -e _start -u _start -o work/asmETd0w.s.elf work/asmETd0w.s.o
Compile succeeded.


Compiling...
Code and data loaded from ELF executable into memory. Total size is 96 bytes.
Assemble: arm-altera-eabi-as -mfloat-abi=soft -march=armv7-a -mcpu=cortex-a9 -mfpu=neon-fp16 --gdwarf2 -o work/asmreEAFP.s.o work/asmreEAFP.s
Link: arm-altera-eabi-ld --script build_arm.ld -e _start -u _start -o work/asmreEAFP.s.elf work/asmreEAFP.s.o
Compile succeeded.
```

RA - Praktično delo: vsota dveh števil

<https://cpulator.01xz.net/?sys=arm&loadasm=share/s8zU3xx.s>

Zbirni jezik	Opis ukaza	Strojni jezik
adr r0, stev1	R0 ← nasl. stev1	0xE24F0014
ldr r1, [r0]	R1 ← M[R0]	0xE5901000
adr r0, stev2	R0 ← nasl. stev2	0xE24F0018
ldr r2, [r0]	R2 ← M[R0]	0xE5902000
add r3, r2, r1	R3 ← R1 + R2	0xE0823001
adr r0, rez	R0 ← nasl. rez	0xE24F0020
str r3, [r0]	M[R0] ← R3	0xE5803000

RA - Ponovitev



Stopped

Step Into F2 Step Over Ctrl-F2 Step Out Shift-F2 Continue F3 Stop F4 Restart Ctrl-R Reload Ctrl-Shift-L File Help

Registers

Refresh

r0	00000000
r1	00000000
r2	00000000
r3	00000000
r4	00000000
r5	00000000
r6	00000000
r7	00000000
r8	00000000
r9	00000000
r10	00000000
r11	00000000
r12	00000000
sp	00000000
lr	00000000
pc	0000002c
cpsr	000001d3 NZCVI SVC
spsr	00000000 NZCVI ?

Disassembly (Ctrl-D)

Go to address, label, or register: 00000000

Address	Opcode	Disassembly
00000020	00000010	STEV1: andeq r0, r0, r0,
00000024	00000040	STEV2: andeq r0, r0, r0,
00000028	00000000	REZ: andeq r0, r0, r0
0000002c	e24f0014	14 adr r0, STEV1
00000030	e5901000	15 ldr r1, [r0]
00000034	e24f0018	17 adr r0, STEV2
00000038	e5902000	18 ldr r2, [r0]
0000003c	e0813002	20 add r3, r1, r2
00000040	e24f0020	22 adr r0, REZ
00000044	e5803000	23 str r3, [r0]
00000048	eaffffffe	26 end: b 0x48 (0x48: enc

Memory (Ctrl-M)

Go to address, label, or register:

Address	Memory contents and ASCII
00000000	00000000 00000000 00000000 00000000
00000010	00000000 00000000 00000000 00000000
00000020	00000010 00000040 00000000 e24f0014
00000030	e5901000 e24f0018 e5902000 e0813002
00000040	e24f0020 e5803000 eaffffffe 00000000
00000050	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000060	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000070	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000080	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000090	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
000000a0	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
000000b0	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
000000c0	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
000000d0	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
000000e0	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
000000f0	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000100	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000110	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000120	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000130	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000140	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000150	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa
00000160	aaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa

Razvojno okolja 2. sklop: CubeIDE

Delo s ploščami: STM32H7, STM32F4

```
'template.s - STM32CubeIDE
avigate Search Project Run Window Help
template.s
54
55 _start:
56 // Enable GPIO Peripheral Clock (bit 3 in AHB1ENR register)
57 ldr r6, = RCC_AHB1ENR // Load peripheral clock reg address to r6
58 ldr r5, [r6] // Read its content to r5
59 orr r5, #0x00000008 // Set bit 3 to enable GPIO clock
60 str r5, [r6] // Store result in peripheral clock register
61
62 // Make GPIO Pin12 as output pin (bits 25:24 in MODER register)
63 ldr r6, = GPIO_MODER // Load GPIO MODER register address to r6
64 ldr r5, [r6] // Read its content to r5
65 bic r5, #0x3000000 // Clear bits 24, 25 for P12
66 orr r5, #0x01000000 // Write 01 to bits 24, 25 for P12
67 str r5, [r6] // Store result in GPIO MODER register
68
69 // Set GPIO Pin12 to 1 (bit 12 in ODR register)
70 ldr r6, = GPIO_ODR // Load GPIO output data register
71 ldr r5, [r6] // Read its content to r5
72 orr r5, #0x1000 // write 1 to pin 12
73 str r5, [r6] // Store result in GPIO output data register
74
75 // Set GPIO Pin12 to 0 (bit 12 in ODR register)
76 ldr r6, = GPIO_ODR // Load GPIO output data register
77 ldr r5, [r6] // Read its content to r5
78 bic r5, #0x1000 // write 0 to pin 12
79 str r5, [r6] // Store result in GPIO output data register
80
81 loop:
82 nop // No operation. Do nothing.
83 b loop // Jump to loop
84
```

Razvojno okolja 2. sklop: VSCode

Delo s ploščami: STM32H7, STM32F4
(ni uradno podprt)

```
src> main.s x launch.json, M
main.s - 8by8snake-template - Visual Studio Code
File Edit Selection View Go Run Terminal Help
13:24
RUN AND DEBUG
  Debug simulator
  Debug simulator
  Node.js...
  Add Configuration...
VARIABLES
  Local
  Global
  Static
Registers
r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 8
r6: 1073887232
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
WATCH
CALL STACK
Passed on step
led_on@0x0800019a src/main.s 515
_start@0x0800018c src/main.s 498
PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL MEMORY
[2022-09-29T11:21:31.790Z] SERVER CONSOLE DEBUG: onBackendConnect: gdb-server session connected. You can switch to "DEBUG CONSOLE" to see GDB interactions.
qemu-system-gnuefclix -cpu cortex-m4 -machine STM32F4-Discovery -nographic -semihosting-config enable=on,target=native -gdb tcp::50000 -S -kernel /home/asu
snik/8by8snake-template/out/main.elf
QEMU 2.8.0 monitor - type 'help' for more information
(qemu) []
bash
Build T...
gdb-server
Build T...
```

Razvojno okolja 2. sklop: WinIDEA

FRI-SMS



The screenshot displays the WinIDEA development environment. The main window shows assembly code for a program named 'sample.lcf'. The code includes labels for 'NIZ1', 'NIZ2', 'NASLOVI_R', and 'STEVILO_R', each followed by a space reservation and alignment directive. The disassembly window shows the corresponding assembly instructions, such as 'sub r0, pc, #7C' and 'sub r5, pc, #4F'. The memory dump window shows the hex dump of the program's memory, with the string 'Timi Zajc je svetovni prvak v smucarskih skokih!' visible at address 0x000020.

```
.text
NIZ1: .asciz "Timi Zajc je svetovni prvak v smucarskih skokih!"
NIZ2: .space 20
      .align
NASLOVI_R: .space 40
          .align 1
STEVILO_R: .space 2
```


Address	Data	Disassembly	Registers
		_start	R0 00000000
		adr r0, NIZ1	R1 00000000
00007C004		sub r0, pc, #7C	R2 00000000
		adr r5, NIZ2	R3 00000000
00004F504		sub r5, pc, #4F	R4 00000000
		adr r6, NASLOVI_R	R5 00000000
00003C604		sub r6, pc, #3C	R6 00000000
		adr r7, STEVILO_R	R7 00000000
000018704		sub r7, pc, #18	R8 00000000

Area	Virtual	Address	Symbol	Hex	ASCII
		00000000		23 00 00 EA 22 00 00 EA	#..."
		00000008		21 00 00 EA 20 00 00 EA	!... ..
		00000010		1F 00 00 EA 1E 00 00 EA
		00000018		1D 00 00 EA 1C 00 00 EA
		00000020		54 69 6D 69 20 5A 61 6A	Timi Zaj
		00000028		63 20 6A 65 20 73 76 65	c ie sve

Output: Compiling ... crt0.s user.s Linking "sample.elf (Dir:C:\Winidea\Delo\RA_Sim\Debug\)" ... was successfully generate 0 Error(s) 0 Warning(s)

Build Find In Files Tools Script



Ready A: 00000000 OVR STOPPED





V 2. sklopu – delo s sistemi STM32H7, STM32F4 , FRI SMS



STM32H750: GPIO, TIMer, USART





STM32F407VG: GPIO, TIMer, USART



MS19820V4





FRISMS: PIO, Časovnik, DBGU UART



Iščete dodatne izzive ?


Dobrodošli:

- LEA - Lapsy Embedded Academy
 - Projekt spletnega izobraževalnega portala z vsebinami RA, OR in VIN (ter ostalimi)
 - **Rok: 1.1.2024, vabljeni !**
- LAPSy Embedded LAB
 - Skupina navdušencev nad vgrajenimi sistemi in nizkonivojskim programiranjem



LAPSy Embedded Academy

ty5qjm9



LAPSy Embedded LAB

jxhtzj8