

Organizacija računalnikov

Laboratorijske vaje

R. Rozman 2024

Vsebina vaj

2 tematska sklopa :

1. Programiranje v zbirnem jeziku ARM (4 vaje)

- Ponovitev RA, razširitev, nadgradnja:
 - Delo z biti, sklad, podprogrami

Primeri in osnove tudi v
jeziku C (neobvezno)

2. Sistemske naprave v zbirniku (7 vaj) - (**STM32H750B-DK Discovery, STM32F4 Discovery, FRI-SMS**)

- Paralelni vhod/izhod: (G)PIO
- Časovniki: TIM, SysTick, TC
- Serijske povezave: U(S)ART, USB VCOM port, DBGU
- Prekinitve, prekinitveni krmilnik, Mini RTOS (AIC)

3. MiMo lab. vaja (vmes)

2 obvezni in 2 neobvezni domači nalogi

1. **MiMo**, osnovna (obv.), MiMo dodatno delo (neobv.)
2. **ARM,STM32 - aplikacija** (obv.), ARM,STM-Dodatna (razširitve, aplikacija, senzorji) (neobv.)
 - Vsako dodatno delo šteje !!!

Vsebina vaj

Primer zadnje vaje – Mini RTOS :

1. Mini RTOS

- Preprost operacijski sistem za več procesov
 - 1000x v sekundi preklopi med procesoma
- Task0: Blink LED1
- Task1: Blink LED2

TASK1_Start:

```
bl LED2_OFF
mov r0,#1
mov r1,#+
bl ITM_Send
mov r0,#'1'
bl SEND_UART

mov r0,#500
bl DELAY // Zakasnitev SW Delay: r0 x 1msec

bl LED2_ON
mov r0,#1
mov r1,+-
bl ITM_Send

mov r0,#500
bl DELAY // Zakasnitev SW Delay: r0 x 1msec

b TASK1_Start
```

TASK0_Start:


```
bl LED1_ON
mov r0,#0
mov r1,'1'
bl ITM_Send
mov r0,'0'
bl SEND_UART

mov r0,#500
bl DELAY // Zakasnitev SW Delay: r0 x 1msec

bl LED1_OFF
mov r0,#0
mov r1,'0'
bl ITM_Send

mov r0,#500
bl DELAY // Zakasnitev SW Delay: r0 x 1msec

b TASK0_Start
```



Ocenjevanje OR

- Vaje prispevajo **50%** h končni oceni in morajo biti opravljene:
 - Pozitivne domače naloge (obvezni del),
 - Dodatne domače naloge (neobvezni del – višja ocena).
 - Se prišteje obveznemu delu
- 2022: *Vzporedno uvajanje STM32F4, STM32H7 Discovery*
- 2023: *Vzporedno: STM32H7, STM32F4, FRI-SMS*
- 2024: *Osrednja platforma: STM32H7, (STM32F4, FRI-SMS)*
- Ustni izpit 50%

Spletni simulator cpulator – 1.sklop

- <https://cpulator.01xz.net/?sys=arm>
- začetni projekt OR:
 - <https://cpulator.01xz.net/?sys=arm&loadasm=share/s8zU3xx.s>


The screenshot shows the cpulator ARM simulator interface with the following details:

- Assembly View:** The left pane displays the assembly code for the program. It includes sections like .text, .org 0x20, and .start. The code contains instructions such as .word, ldr, add, and str, along with labels STEV1, STEV2, and REZ.
- Registers View:** The middle-left pane shows the CPU registers (r0-r15, sp, lr, pc, cpsr, spsr) with their current values.
- Memory View:** The middle-right pane shows the memory dump from address 00000000 to 00000750, displaying memory contents and ASCII representation.
- Disassembly View:** The bottom-middle pane shows the disassembly of the program, mapping assembly instructions to their binary representations and addresses.
- Messages View:** The bottom-right pane displays build logs and messages, indicating a successful compilation of the provided assembly code.

RA - Praktično delo: vsota dveh števil

<https://cpulator.01xz.net/?sys=arm&loadasm=share/s8zU3xx.s>

Zbirni jezik	Opis ukaza	Strojni jezik
adr r0, stev1	$R0 \leftarrow \text{nasl. stev1}$	0xE24F0014
ldr r1, [r0]	$R1 \leftarrow M[R0]$	0xE5901000
adr r0, stev2	$R0 \leftarrow \text{nasl. stev2}$	0xE24F0018
ldr r2, [r0]	$R2 \leftarrow M[R0]$	0xE5902000
add r3, r2, r1	$R3 \leftarrow R1 + R2$	0xE0823001
adr r0, rez	$R0 \leftarrow \text{nasl. rez}$	0xE24F0020
str r3, [r0]	$M[R0] \leftarrow R3$	0xE5803000




RA - Ponovitey

The screenshot shows a debugger interface with three main panes: Registers, Disassembly, and Memory.

- Registers:** Shows CPU register values. The PC register (r12) is highlighted in red and has a red arrow pointing to it from the Disassembly pane. Other registers like r0, r1, r2, etc., are listed with their hex values.
- Disassembly:** Shows assembly code with addresses, opcodes, and disassembly. It includes labels like _start, STEV1, STEV2, REZ, and .global _start. Opcodes are highlighted in green and yellow. A red arrow points from the PC value in the Registers pane to the _start label in the Disassembly pane.
- Memory:** Shows memory contents at various addresses, including ASCII values. A red arrow points from the value in the PC register (0000002c) in the Registers pane to the memory location at address 00000020 (containing e24f0014) in the Memory pane.

Razvojno okolja 2. sklop: CubeIDE

Delo s ploščami: STM32H7, STM32F4



The screenshot shows the CubeIDE interface with the assembly file 'template.s' open. The code is written in ARM assembly language and performs the following tasks:


- Enables the GPIOD Peripheral Clock.
- Makes GPIOD Pin12 as output pin.
- Configures GPIOD Pin12 to 1 (bit 12 in ODR register).
- Configures GPIOD Pin12 to 0 (bit 12 in ODR register).
- Enters a loop with a NOP instruction.

```
'template.s - STM32CubeIDE
File   Navigate   Search   Project   Run   Window   Help
template.s

54
55 _start:
56     // Enable GPIOD Peripheral Clock (bit 3 in AHB1ENR register)
57     ldr r6, = RCC_AHB1ENR      // Load peripheral clock reg address to r6
58     ldr r5, [r6]                // Read its content to r5
59     orr r5, #0x00000008        // Set bit 3 to enable GPIOD clock
60     str r5, [r6]                // Store result in peripheral clock register
61
62     // Make GPIOD Pin12 as output pin (bits 25:24 in MODER register)
63     ldr r6, = GPIOD_MODER      // Load GPIOD MODER register address to r6
64     ldr r5, [r6]                // Read its content to r5
65     bic r5, #0x30000000        // Clear bits 24, 25 for P12
66     orr r5, #0x01000000        // Write 01 to bits 24, 25 for P12
67     str r5, [r6]                // Store result in GPIOD MODER register
68
69     // Set GPIOD Pin12 to 1 (bit 12 in ODR register)
70     ldr r6, = GPIOD_ODR        // Load GPIOD output data register
71     ldr r5, [r6]                // Read its content to r5
72     orr r5, #0x1000            // write 1 to pin 12
73     str r5, [r6]                // Store result in GPIOD output data register
74
75     // Set GPIOD Pin12 to 0 (bit 12 in ODR register)
76     ldr r6, = GPIOD_ODR        // Load GPIOD output data register
77     ldr r5, [r6]                // Read its content to r5
78     bic r5, #0x1000            // write 0 to pin 12
79     str r5, [r6]                // Store result in GPIOD output data register
80
81 loop:
82     nop                         // No operation. Do nothing.
83     b loop                      // Jump to loop
84
```

Razvojno okolja 2. sklop: VSCode

Delo s ploščami: STM32H7, STM32F4
(ni „uradno“ podprt, je pa zanimiv)




V 2. sklopu – delo s sistemi


STM32H7, STM32F4 , FRI SMS




STM32H750: GPIO, TIMer, USART



STM32F407VG: GPIO, TIMer, USART



FRISMS: PIO, Časovnik, DBGU UART



Iščete vsebine vaj, dodatne izzive, pomoč, ideje za projekte ?

Dobrodošli:

- e-učilnica
- MS Teams
 - Komunikacija (govorilne ure, pogovor, pomoč),
 - OneNote zvezek z zapiski predavanj
- Discord(<https://discord.gg/nmzjQU7me7>)
- LEA - Lapsy Embedded Academy
 - Projekt spletnega izobraževalnega portala z vsebinami RA, OR in VIN (ter ostalimi projekti, diplomami, tečaji, ...)
 - <https://unilj.sharepoint.com/sites/LAPSYEmbeddedAcademy/>

