

Organizacija računalnikov

Laboratorijske vaje

R. Rozman 2023

# Vsebina vaj

2 tematska sklopa :

## 1. Programiranje v zbirnem jeziku ARM

- Ponovitev RA, razširitev, nadgradnja:
  - Delo z biti, sklad, podprogrami

Primeri in osnove tudi v  
jeziku C (neobvezno)

## 2. Sistemske naprave v zbirniku (*STM32H750B-DK Discovery, STM32F4 Discovery, FRI-SMS*)

- Paralelni vhod/izhod: (G)PIO
- Časovniki: TIM, TC
- Serijske povezave: U(S)ART, USB VCOM port, DBGU
- Prekinitve, prekinitveni krmilnik (AIC) \*

## • 2 obvezni in 2 neobvezni domači nalogi

1. MiMo, osnovna (obv.), MiMo dodatno delo (neobv.)
  2. ARM,STM32 - aplikacija (obv.), ARM,STM-Dodatna (razširitve, aplikacija, senzorji) (neobv.)
- Vsako dodatno delo šteje !!!

# Ocenjevanje\*

- Vaje prispevajo **50%** h končni oceni in morajo biti opravljene:
  - Pozitivne domače naloge (obvezni del),
  - Dodatne domače naloge (neobvezni del – višja ocena).
    - Se prišteje obveznemu delu
- 2022: *Vzporedno uvajanje STM32F4, STM32H7 Discovery*
- 2023: *Vzporedno: STM32H7, STM32F4, FRI-SMS*

\* Zaradi Covid situacije se lahko še prilagodi

# Spletni simulator cpulator – 1.sklop

- <https://cpulator.01xz.net/?sys=arm>
- začetni projekt OR:
  - <https://cpulator.01xz.net/?sys=arm&loadasm=share/sN7suQe.s>

The screenshot shows the cpulator debugger interface with the following sections:

- Registers:** Shows CPU registers (r0-r15, pc, sp, lr, cpsr, spsr) with their current values.
- Disassembly (Ctrl-D):** Shows the assembly code with labels like \_start, STEV1, STEV2, REZ, and end. The assembly code includes instructions like ldr, add, and str.
- Memory (Ctrl-M):** Shows a dump of memory starting at address 0, displaying ASCII values.
- Messages:** Displays build logs and success messages.

The assembly code in the Disassembly window:

```
_start:
    ldr r0, =STEV1
    ldr r1, [r0]
    ldr r0, =STEV2
    ldr r2, [r0]
    add r3, r1, r2
    ldr r0, =REZ
    str r3, [r0]


_end: b end
```

# RA - Praktično delo: vsota dveh števil

<https://cpulator.01xz.net/?sys=arm&loadasm=share/s8zU3xx.s>

Zbirni jezik	Opis ukaza	Strojni jezik
adr r0, stev1	R0 $\leftarrow$ nasl. stev1	0xE24F0014
ldr r1, [r0]	R1 $\leftarrow$ M[R0]	0xE5901000
adr r0, stev2	R0 $\leftarrow$ nasl. stev2	0xE24F0018
ldr r2, [r0]	R2 $\leftarrow$ M[R0]	0xE5902000
add r3, r2, r1	R3 $\leftarrow$ R1 + R2	0xE0823001
adr r0, rez	R0 $\leftarrow$ nasl. rez	0xE24F0020
str r3, [r0]	M[R0] $\leftarrow$ R3	0xE5803000

RA - Ponovitev




Stopped Step Into F2 Step Over Ctrl-F2 Step Out Shift-F2 Continue F3 Stop F4 Restart Ctrl-Shift-L Reload Ctrl-Shift-L File Help

Registers		Disassembly (Ctrl-D)			Memory (Ctrl-M)																																																																																																																																		
Refresh		Go to address, label, or register: 00000000 <table border="1"> <thead> <tr> <th>Address</th> <th>Opcode</th> <th>Disassembly</th> </tr> </thead> <tbody> <tr> <td>00000020</td> <td>00000010</td> <td>STEV1: andeq r0, r0, r0,</td> </tr> <tr> <td>00000024</td> <td>00000040</td> <td>STEV2: andeq r0, r0, r0,</td> </tr> <tr> <td>00000028</td> <td>00000000</td> <td>REZ: andeq r0, r0, r0</td> </tr> <tr> <td>9</td> <td>.align</td> <td></td> </tr> <tr> <td>11</td> <td>.global _start</td> <td></td> </tr> <tr> <td>12</td> <td>_start:</td> <td></td> </tr> <tr> <td>14</td> <td>adr r0,STEV1</td> <td></td> </tr> <tr> <td></td> <td></td> <td>_start:</td> </tr> <tr> <td>0000002c</td> <td>e24f0014</td> <td>adr r0, 0x20 (C)</td> </tr> <tr> <td>00000030</td> <td>e5901000</td> <td>15 ldr r1, [r0]</td> </tr> <tr> <td></td> <td></td> <td>17 adr r0,STEV2</td> </tr> <tr> <td></td> <td></td> <td>18 add r3, r1, r2</td> </tr> <tr> <td>00000034</td> <td>e24f0018</td> <td>19 adr r0, 0x24 (C)</td> </tr> <tr> <td>00000038</td> <td>e5902000</td> <td>20 ldr r2, [r0]</td> </tr> <tr> <td>0000003c</td> <td>e0813002</td> <td>21 add r3, r2, r1</td> </tr> <tr> <td></td> <td></td> <td>22 adr r0,REZ</td> </tr> <tr> <td></td> <td></td> <td>23 str r3, [r0]</td> </tr> <tr> <td></td> <td></td> <td>24 end: b er</td> </tr> <tr> <td></td> <td></td> <td>end:</td> </tr> <tr> <td>s0</td> <td>00000000</td> <td>b 0x48 (0x48: enc)</td> </tr> <tr> <td>s1</td> <td>00000000</td> <td></td> </tr> <tr> <td>s2</td> <td>00000000</td> <td></td> </tr> <tr> <td>s3</td> <td>00000000</td> <td></td> </tr> <tr> <td>s4</td> <td>00000000</td> <td></td> </tr> <tr> <td>s5</td> <td>00000000</td> <td></td> </tr> <tr> <td>s6</td> <td>00000000</td> <td></td> </tr> </tbody> </table>			Address	Opcode	Disassembly	00000020	00000010	STEV1: andeq r0, r0, r0,	00000024	00000040	STEV2: andeq r0, r0, r0,	00000028	00000000	REZ: andeq r0, r0, r0	9	.align		11	.global _start		12	_start:		14	adr r0,STEV1				_start:	0000002c	e24f0014	adr r0, 0x20 (C)	00000030	e5901000	15 ldr r1, [r0]			17 adr r0,STEV2			18 add r3, r1, r2	00000034	e24f0018	19 adr r0, 0x24 (C)	00000038	e5902000	20 ldr r2, [r0]	0000003c	e0813002	21 add r3, r2, r1			22 adr r0,REZ			23 str r3, [r0]			24 end: b er			end:	s0	00000000	b 0x48 (0x48: enc)	s1	00000000		s2	00000000		s3	00000000		s4	00000000		s5	00000000		s6	00000000		Go to address, label, or register: <table border="1"> <thead> <tr> <th>Address</th> <th>Memory contents and ASCII</th> </tr> </thead> <tbody> <tr> <td>00000000</td> <td>00000000 00000000 00000000 00000000</td> </tr> <tr> <td>00000010</td> <td>00000000 00000000 00000000 00000000</td> </tr> <tr> <td>00000020</td> <td>00000010 00000040 00000000 e24f0014</td> </tr> <tr> <td>00000030</td> <td>e5901000 e24f0018 e5902000 e0813002</td> </tr> <tr> <td>00000040</td> <td>e24f0020 e5803000 eaffffff 00000000</td> </tr> <tr> <td>00000050</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000060</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000070</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000080</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000090</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>000000a0</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>000000b0</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>000000c0</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>000000d0</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>000000e0</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>000000f0</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000100</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000110</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000120</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000130</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000140</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000150</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> <tr> <td>00000160</td> <td>aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa</td> </tr> </tbody> </table>		Address	Memory contents and ASCII	00000000	00000000 00000000 00000000 00000000	00000010	00000000 00000000 00000000 00000000	00000020	00000010 00000040 00000000 e24f0014	00000030	e5901000 e24f0018 e5902000 e0813002	00000040	e24f0020 e5803000 eaffffff 00000000	00000050	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000060	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000070	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000080	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000090	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	000000a0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	000000b0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	000000c0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	000000d0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	000000e0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	000000f0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000100	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000110	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000120	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000130	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000140	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000150	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa	00000160	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa
Address	Opcode	Disassembly																																																																																																																																					
00000020	00000010	STEV1: andeq r0, r0, r0,																																																																																																																																					
00000024	00000040	STEV2: andeq r0, r0, r0,																																																																																																																																					
00000028	00000000	REZ: andeq r0, r0, r0																																																																																																																																					
9	.align																																																																																																																																						
11	.global _start																																																																																																																																						
12	_start:																																																																																																																																						
14	adr r0,STEV1																																																																																																																																						
		_start:																																																																																																																																					
0000002c	e24f0014	adr r0, 0x20 (C)																																																																																																																																					
00000030	e5901000	15 ldr r1, [r0]																																																																																																																																					
		17 adr r0,STEV2																																																																																																																																					
		18 add r3, r1, r2																																																																																																																																					
00000034	e24f0018	19 adr r0, 0x24 (C)																																																																																																																																					
00000038	e5902000	20 ldr r2, [r0]																																																																																																																																					
0000003c	e0813002	21 add r3, r2, r1																																																																																																																																					
		22 adr r0,REZ																																																																																																																																					
		23 str r3, [r0]																																																																																																																																					
		24 end: b er																																																																																																																																					
		end:																																																																																																																																					
s0	00000000	b 0x48 (0x48: enc)																																																																																																																																					
s1	00000000																																																																																																																																						
s2	00000000																																																																																																																																						
s3	00000000																																																																																																																																						
s4	00000000																																																																																																																																						
s5	00000000																																																																																																																																						
s6	00000000																																																																																																																																						
Address	Memory contents and ASCII																																																																																																																																						
00000000	00000000 00000000 00000000 00000000																																																																																																																																						
00000010	00000000 00000000 00000000 00000000																																																																																																																																						
00000020	00000010 00000040 00000000 e24f0014																																																																																																																																						
00000030	e5901000 e24f0018 e5902000 e0813002																																																																																																																																						
00000040	e24f0020 e5803000 eaffffff 00000000																																																																																																																																						
00000050	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000060	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000070	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000080	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000090	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
000000a0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
000000b0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
000000c0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
000000d0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
000000e0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
000000f0	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000100	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000110	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000120	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000130	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000140	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000150	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						
00000160	aaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaa																																																																																																																																						

# Razvojno okolja 2. sklop: CubeIDE

Delo s ploščami: STM32H7, STM32F4




The screenshot shows the STM32CubeIDE interface with the assembly file 'template.s' open. The file contains assembly code for an STM32 microcontroller, specifically for GPIO control. The code includes sections for enabling the peripheral clock, setting the GPIO mode register (MODER), and writing to the output data register (ODR). It also includes a loop section. The assembly instructions are annotated with comments explaining their purpose.

```
'template.s - STM32CubeIDE
File Edit View Project Run Window Help
template.s

54
55 _start:
56     // Enable GPIOD Peripheral Clock (bit 3 in AHB1ENR register)
57     ldr r6, = RCC_AHB1ENR      // Load peripheral clock reg address to r6
58     ldr r5, [r6]                // Read its content to r5
59     orr r5, #0x00000008        // Set bit 3 to enable GPIOD clock
60     str r5, [r6]                // Store result in peripheral clock register
61
62     // Make GPIOD Pin12 as output pin (bits 25:24 in MODER register)
63     ldr r6, = GPIOD_MODER      // Load GPIOD MODER register address to r6
64     ldr r5, [r6]                // Read its content to r5
65     bic r5, #0x30000000        // Clear bits 24, 25 for P12
66     orr r5, #0x01000000        // Write 01 to bits 24, 25 for P12
67     str r5, [r6]                // Store result in GPIOD MODER register
68
69     // Set GPIOD Pin12 to 1 (bit 12 in ODR register)
70     ldr r6, = GPIOD_ODR        // Load GPIOD output data register
71     ldr r5, [r6]                // Read its content to r5
72     orr r5, #0x1000            // write 1 to pin 12
73     str r5, [r6]                // Store result in GPIOD output data register
74
75     // Set GPIOD Pin12 to 0 (bit 12 in ODR register)
76     ldr r6, = GPIOD_ODR        // Load GPIOD output data register
77     ldr r5, [r6]                // Read its content to r5
78     bic r5, #0x1000            // write 0 to pin 12
79     str r5, [r6]                // Store result in GPIOD output data register
80
81 loop:
82     nop                      // No operation. Do nothing.
83     b loop                    // Jump to loop
84
```

# Razvojno okolja 2. sklop: VSCode

Delo s ploščami: STM32H7, STM32F4  
(ni uradno podprt)



# Razvojno okolja 2. sklop: WinIDEA

FRI-SMS



simpr - winIDEA - [C:\Winidea\Delo\RA\_Sim\user.s]

File View Project Simulator Debug Test Plugins Tools Window Help

Project Workspace user.s crt0.s sample.lcf

Files [Sample - Debug]

- Linker Files
- source
  - user.s
- Startup files
  - crt0.s
- Dependencies

.text

NIZ1: .asciz "Timi Zajc je svetovni prvak v smucarskih skokih!"

NIZ2: .space 20

.align

NASLOVI\_R: .space 40

.align 1

STEVILO\_R: .space 2

Watch

Name	Value	Type	Add...	Error

Symbols Project

Disassembly

\_start

00007C0041 sub r0, pc, #7C

00004F5041 sub r5, NIZ2

00003C6041 sub r6, NASLOVI\_R

0000187041 sub r7, STEVILO\_R

Registers

R0	00000000
R1	00000000
R2	00000000
R3	00000000
R4	00000000
R5	00000000
R6	00000000
R7	00000000
R8	00000000
R9	00000000

Memory 0x0000000

Area:	Virtual	Address:	Symbol
00000000	23 00 00 EA 22 00 00 EA #...".		
00000008	21 00 00 EA 20 00 00 EA !... .		
00000010	1F 00 00 EA 1E 00 00 EA .....		
00000018	1D 00 00 EA 1C 00 00 EA .....		
00000020	54 69 6D 69 20 5A 61 6A Timi Zaj		
00000028	63 20 6A 65 20 73 76 65 c ie sve		

Output

Compiling ...

crt0.s

user.s

Linking

"sample.elf (Dir:C:\Winidea\Delo\RA\_Sim\Debug\")" ... was successfully generated

0 Error(s) 0 Warning(s)

Build Find In Files Tools Script

A: 00000000 OVR STOPPED

Ready




# V 2. sklopu – delo s sistemi


## STM32H7, STM32F4 , FRI SMS




# STM32H750: GPIO, TImer, USART



# STM32F407VG: GPIO, TIMer, USART



# FRISMS: PIO, Časovník, DBGU UART






## Iščete dodatne izzive ?

### Dobrodošli:

- LEA - Lapsy Embedded Academy
  - Projekt spletnega izobraževalnega portala z vsebinami RA, OR in VIN (ter ostalimi)
  - Rok: 1.1.2024, vabljeni !
- LAPSy Embedded LAB
  - Skupina navdušencev nad vgrajenimi sistemi in nizkonivojskim programiranjem



jxhtzj8