

While:

R0 = 0x00000001
 R1 = 0xE000E100
 R2 = 0x00000100
 R3 = 0x00000001
 R4 = 0x24000030
 ⋮

R12 = 0x00000000
SP = 0x2407FFF8
LR = 0x08000407
PC = 0x080002E8
 xPSR = 0x10000000

P0 vstupu

R0 = 0x00000001

⋮

SP = 0x2407FFD0

LR = 0xFFFFFFFF

PC = 0x0800055C

PSR = 0x10000038


stari SP = 0x2407FFF8

- novi SP = 0x2407FFD0

$$0x00000028_{16} = 40_{10}$$


↓

na skladu imamo
 očitno vsebinsko
 10 register



PRVI ukaz PSP: PUSH R7, LR

Zadnji stav PSP:



Prelantre pri procesorjih Intel

| | |
|--------|--------------------------|
| — INTR | (Interrupt Request) |
| — NMI | (Non-Maskable Interrupt) |

Intel ima do 32 pasti in do 224 zunanjih preiznitov:

TIPICNE PASTI:

| | |
|----|------------|
| ID | |
| 0 | Div by 0 |
| 1 | Debug |
| 2 | NMI |
| ⋮ | |
| 14 | Page Fault |
| ⋮ | |

↓
vsaka procesor/part ima svoj ID

↓
pri hiten temu rešijo
ŠTEVILKA PREKINITVENEGA
VEKTOVA
(INTERRUPT VECTOR NUMBER)

ob vstopu v procesor:

$$\underline{PC \leftarrow M[0x00000000 + 4 \cdot ID]}$$

↳ isto kot Cortex!


1. shrani kontekst na stack
2. Preizkume te vektor:

$$PC \leftarrow M[0x00000000 + 6 \cdot ID]$$

3. točne te nazaj PSP

Prezintno pri RISC-V

Programski model:




↳ Ker se teh registerjev do nastave v spletnih urah

oporekjan posebno urne

CSR, CSRW, CSR, CSR...

mcause register kromi vsebuje prelozitev
 mtvec register kromi pravih, dolz, tvosti-
 nastbv PSP

mcause:



↳ Kdo vsebuje prelozitev, oz je to ID prezintne

mtvec



tabele, večkajen lahko gradimo
 tabelo v MEM, ključ sam
 zapisemo na 2 1 0 nosilec

to je začetni naslov
 preložitve tabele

način računanja
 naslova PSP

Direktni ('00')

$$PC \leftarrow \text{BASE} \cdot '00'$$

zornje 30 bitov
 ↓
 PC

Večkrat: ('01')

$$PC \leftarrow \text{BASE} +$$

4x mcause [9:0]

za vse moze preriide jmano
 1 sam prelozilo - jarni
 podprogram

PC se zapre
 naslov PSP prede
 na 10 prelozite

V tem PSP moramo program
 upoklati. Zelo je preme.

prebeemo spadyh 10 bitov
 1x mcause regito in do
 mcause: vyloze vredosti
 case ..

switca (mcause [9:0]) &

- Case: 0
 call handler 0;
- Case: 1
 call handler 1;

Vstup v preklicho

→ RISC - v procesor ne skladuje na sled !!

⇓
Vse je popisano programu !!!

1. mepc ← PC // skopi PC

2. PC ← naslov PSP (odvisno od načina

↓
MODE v registru
mvec)

3. preči do krajnjega PSP: PSP skopi kontekst !!!
na sled ""

4. PSP ← 0 // z elektnom mret

←
mret: PC ← mepc

5. Nadaljuje se programiranje

Prilistwa in post. pri RISC-V :

| \rightarrow v mcause [31] INT | EXCEPTION CODE | Opis |
|------------------------------------|----------------|--------------------------------|
| 0 | 0 | Instruction Address Misaligned |
| ... | 1 | Instruction Access Fault |
| ... | 2 | Illegal Instruction |
| ... | 3 | Breakpoint |
| ... | 4 | Load Address Misaligned |
| ... | 5 | Load Access Fault |
| ... | 6 | Store Address Misaligned |
| 0 | 7 | Store Access Fault |
| 1 | 0 | SW Interrupt |
| ... | 3 | |
| ... | 7 | |
| 1 | ... | Timer Interrupt |
| 1 | 11 | External Interrupt |

notrazi pasti (bracketed around codes 0-7)

prilistwa (bracketed around codes 0-7)

Prilistwa tabele

| | | | | |
|--------|-----|------------|---|---|
| BASE : | j | handler 0 | : | 0 |
| | j | handler 1 | : | 1 |
| | j | handler 2 | : | 2 |
| | j | handler 3 | : | 3 |
| | ... | | | |
| | j | handler 7 | : | 7 |
| | ... | | | |
| | j | handler 11 | | |
| | ... | | | |

handler 7:

beri mcause :

ce je mcause [31] = 0:

j Traptender 7

acer

j lat kender 7

Traptender 7 :



lat kender 7 :

