주요 내용으로 넘어가기
Side panel
홈
More
검색
닫기
검색
Toggle search input
한국어 (ko)
English (en)
Slovenščina (sl)
Македонски (mk)
Русский (ru)
한국어 (ko)
손님 계정으로 접속
로그인
홈
Course Activities
과제물들
포럼모음
학습자료
Group choices
Recent Courses
You are not enrolled in any courses
Open course index
DN
Instructions
Instructions
파일을 보려면
07-DN-lab-slo.pdf
를 클릭
◄ Challenge 06 - solution submission
..로 바로 가기
..로 바로 가기
News
Forum
Project team assignment
Project work - submission of presentation slides and project files
Xilinx Vivado ML Standard edition
Navodila za namestitev orodja Vivado
Nexys A7 (50T in 100T)
Nexys4 DDR
Nexys4
Nexys A7
Nexys4 DDR
Nexys4
Quick reference card - VHDL
Quick reference card - packages 1164
7 Series FPGAs Configurable Logic Block
7 Series FPGAs Memory Resources (UG473)
Introduction
ASIC/FPGA, design flow
OpenLane - Pa3cio
Code from lectures - VGA controller
08: Koda s predavanj - krmilnik za tipkovnico PS/2
Primer ukazov Tcl
09: Code from lectures - ROM & RAM
Instructions
Koda z vaj - prižig lučk s stikali (projekt Vivado)
Challenge 01 - solution submission
Instructions
Challenge 02 - solution submission
Instructions
Code from labs: generic counter
Challenge 03 - solution submission
Instructions
Posnetek vaj (14. 11. 2023)
Challenge 04 - solution submission
Instructions
KCPSM6 Release9 30Sept14
KCPSM6 User Guide 30Sept14
Xilinx-PicoBlaze-user-guide-ug129
Code from labs: PicoBlaze example
Challenge 05 - solution submission
Instructions
Challenge 06 - solution submission
Code from labs: UART - transmitter module
Challenge 07 - solution submission
Code from labs: UART - transmitter module ►