Skip to main content
Side panel
Home
More
Search
Close
Search
Toggle search input
English (en)
English (en)
Slovenščina (sl)
Македонски (mk)
Русский (ru)
한국어 (ko)
You are currently using guest access
Log in
Home
Course Activities
Assignments
Forums
Group choices
Resources
Recent Courses
You are not enrolled in any courses
Open course index
DN
Nexys4
Nexys4
Click on
Nexys4
to open the resource.
◄ Nexys4 DDR
Jump to...
Jump to...
News
Forum
Project team assignment
Project work - submission of presentation slides and project files
Xilinx Vivado ML Standard edition
Navodila za namestitev orodja Vivado
Nexys A7 (50T in 100T)
Nexys4 DDR
Nexys A7
Nexys4 DDR
Nexys4
Quick reference card - VHDL
Quick reference card - packages 1164
7 Series FPGAs Configurable Logic Block
7 Series FPGAs Memory Resources (UG473)
Introduction
ASIC/FPGA, design flow
OpenLane - Pa3cio
Code from lectures - VGA controller
08: Koda s predavanj - krmilnik za tipkovnico PS/2
Primer ukazov Tcl
09: Code from lectures - ROM & RAM
Instructions
Koda z vaj - prižig lučk s stikali (projekt Vivado)
Challenge 01 - solution submission
Instructions
Challenge 02 - solution submission
Instructions
Code from labs: generic counter
Challenge 03 - solution submission
Instructions
Posnetek vaj (14. 11. 2023)
Challenge 04 - solution submission
Instructions
KCPSM6 Release9 30Sept14
KCPSM6 User Guide 30Sept14
Xilinx-PicoBlaze-user-guide-ug129
Code from labs: PicoBlaze example
Challenge 05 - solution submission
Instructions
Challenge 06 - solution submission
Instructions
Code from labs: UART - transmitter module
Challenge 07 - solution submission
Nexys A7 ►